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Abstract
Modern ﬁeld-programmable gate arrays (FPGA) play a very important role in designing of new
soft CPUs and integrated systems-on-chips. Compared to an application-speciﬁc integrated
circuit (ASIC), FPGAs provide the highest degree of ﬂexibility being almost fully application
neutral. The price of such ﬂexibility is higher usage of basic logic gates and decrease in circuit
operating frequency caused by the use of switched interconnect fabric as opposed to ﬁxed metal
interconnect deﬁned by masks at manufacturing for ASIC.
However due to more regular and less complex FPGA structure they lead in terms of new
IC manufacturing technologies adoption. Therefore we can expect next generation of general
purpose FPGA devices based on 14 nm norms in 2017.
This article examines the applicability of Moore’s Law to general purpose FPGAs, using
datum for Xilinx Spartan and Altera Cyclone families. On the basis of the obtained data the
conclusion that in the near future FPGAs become a prospective platform for general purpose
CPUs implementation is drawn.
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1 Introduction
Soft CPU is a microprocessor kernel implemented on an FPGA device using methods of logical
synthesis from standard logic elements (LE), arithmetic units (AU) and distributed memory
cells.
There is always an engineering choice between general purpose and application speciﬁc
digital devices.
FPGA device, compared to an ASIC, provides the highest degree of ﬂexibility being almost
fully application neutral. The price of such ﬂexibility though is higher usage of basic logic gates
(transistors) and decrease in maximum circuit operating frequency caused by the use of switched
interconnect fabric as opposed to ﬁxed metal interconnect deﬁned by masks at manufacturing
for ASIC.
But if we look at the history of computing, modern ASIC CPUs are less eﬃcient compared
to special purpose CPUs, still widely used for time critical or special applications. Nevertheless
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the reduction in diﬃculty of device implementing such functions justiﬁes the use of general
purpose CPUs (MPUs). Similarly the use of FPGA-based soft-CPUs allows speeding up the
development of such device features that can be primarily implemented only in hardware –
security, special functions, time critical and deterministic functions that require exact and
predictable timing.
In contrast to ASIC solutions soft-CPUs allow:
• improve or fully replace CPU architecture and eliminate defects in the ﬁeld;
• implement hard logic solutions with maximum reliability and information security;
• implement functions that can be eﬃciently implemented only with hard logic, for instance
coding/decoding and hashing algorithms;
• implement functions that require hard deterministic and ﬁxed timing.
In particular – hardware interfaces protocols implementation:
• signiﬁcantly reduce components nomenclature by avoiding interface ASICs;
• standardize hardware component of digital control system for diﬀerent products;
• avoid undocumented “black box” components in the design (full control over technologies
used).
2 Applicability of Moore’s law for general purpose FPGA
devices
2.1 Main metrics
Main metrics used to compare ASIC and FPGA-based soft-CPUs implementations that de-
termine their performance are the number of gates (transistors) and maximum internal clock
frequency. Modern FPGAs also include distributed memory blocks and embedded blocks – such
as ALU, DSP and communication protocol engines.
Elementary switch is single of multiple gate FET or complimentary pair, whereas LE corre-
sponds to low-level integration IC, and consists of 20..30 elementary gates. Static memory cell
consists of 3..6 gates.
We use the following equation to estimate the equivalent gates counts for ASIC correspond-
ing to FPGA metrics:
Neq ≈ 2×NLE + 4×Nbit (1)
NLE – number of FPGA logic elements.
Nbit – number of FPGA distributed RAM bits.
Maximum clock freq for FPGA based soft-CPU is usually 3..5 times lower then for ASIC
implementation, since in FPGA clock signal must pass through several statically controlled
FET switches with resistance considerably higher then of ASIC’s metal interconnect.
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2.2 Moore’s law
Moore’s law (named after the Intel Corp. co-founder Gordon E. Moore) as originally stated
says that maximum amount of integrated circuit gates increases by a factor of two every 24
months [10]. In other words the number of elements grows exponentially until reaching the
technology limits. Currently Intel’s 14 nm FinFET looks like the limit of silicon planar pro-
cess, being though the transitional towards future 3D technologies. We expect introduction
of new physical principles base approaches, like graphene circuits that have inner predisposi-
tion towards dynamic reconﬁguration in the ﬁeld, as well as signiﬁcant increase in the speed
of signal propagation between LE, while decreasing power consumption by several orders of
magnitude [1, 9].
Generation Year LE cost, ×10−3 USD LE, thousands Technology, nm
Spartan1 1998 22,68 1,86 350
Spartan2 2000 4,96 5,29 180
Spartan2E 2001 5,67 6,91 150
Cyclone1 2002 2,93 20,06 130
Spartan3 2003 1,19 62,21 90
Cyclone2 2004 2,28 18,75 90
Cyclone3 2007 1,6 24,62 65
Cyclone4 2009 1,38 28,85 60
Spartan6 LX 2009 1,08 147,44 45
Cyclone5 2013 0,7 301 28
Table 1: Cost and number of LE by general purpose FPGA generations
We investigated the applicability of Moore’s law for general purpose FPGA families – Spar-
tan (by Xilinx) and Cyclone (by Altera) that exhibit industry’s best price/performance and are
targeted at both general and special purpose devices markets, including embedded and mobile
computing ﬁelds.
There are 10 generations of general purpose FPGA devices passed since 1998, when ﬁrst
Spartan device was announced, to 2013, when Cyclone V became available. IC manufacturing
norms improved from 350 to 28 nm, LE densities for these devices went from 2 to 300 thousands.
Cost per one LE changed from 0.022 to 0.0007 USD (in 2013 prices) [2, 3, 4, 5, 7, 6].
We analyzed number of LE and cost of one LE for minimal LE cost devices in each of the
FPGA generations, over 1.6 thousands part numbers (958 for Altera, 594 for Xilinx). We per-
formed liner regression over base 2 logarithm of obtained datum, the liner regression coeﬃcient
then represents the inverse of time over which data changes by a factor of!2 (or 0.5 for negative
values).
We see then that Moore’s law is true with considerable precision – time for doubling the
number of LE on a chip is close to 2.5 years (Figure 1), time for price reduction by a factor of 2
– is close to 3 years. Since price depends on the inﬂation, we speculate that 0.5 year diﬀerence
between LE doubling and cost reduction corresponds to inﬂation.
Correlation coeﬃcients: for LE quantity per chip – R2 = 0.77, for LE cost – R2 = 0.75. The
model suitability was checked using Fisher’s criteria. For conﬁdence level α = 0.05, degrees of
freedom number ν = 8 (for n = 10 data points) the critical level is Fcirt = 5.3. Values obtained
from data – Factual = 27.5 for LE quantity, and Factual = 23.9 for LE cost, are in both cases
above Fcrit. Thus our hypothesis that Moore’s law is true for both LE quantity and LE cost
versus time is statistically valid.
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Figure 1: Quantity and LE cost for general purpose FPGAs, logarithmic scale
2.3 FPGA devices technologies are going 1-2 generations ahead of
general purpose CPUs
Due to more regular and less complex FPGA structure they lead in terms of new IC manu-
facturing technologies adoption. In particular Altera’s Cyclone V series, that started shipping
during the second quarter of 2013 is using 28 nm technologies, whereas none of the general pur-
pose CPUs are using 28 nm technologies at the same time. In 2013 Altera started development
of Stratix-10 series that will use 14 nm FinFET technology, with samples expected in this year.
In the past delay from certain technology adoption in Stratix series to its use in Cyclone general
purpose series was from 2 to 3 years. Thus we can expect next generation of general purpose
FPGA devices based on 14 nm norms in 2017. Using regression relationships obtained above
expected density should be in the 600-800 thousands LE, and cost of about $300 for such device,
which relates well with prior transitions to next generation IC manufacturing technologies.
3 Economics of soft-CPU adoption
Custom made ASICs development and NRE costs are much higher, while the unit cost for huge
production volumes is much lower. In contrast to ASIC, FPGAs development and NRE costs
are much lower, but the ﬁnal product unit cost is higher, even for huge volumes.
Since IC development is not end in itself, but is pursuing economic goal, the costs for
diﬀerent approaches should be considered. There are 3 types of costs – the unit cost for ﬁnal
product (Cprod), the development cost (Cdevel) and the cost (losses) of time to market delay
(Cttm).
Product cost (Cprod) is the cost of production for one device unit and consists of cost of
preparation for production one-time non-recurring engineering costs (CNRE), that are incurred
for each new device type manufactured, and cost of one unit production (Cunit), that consists of
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Figure 2: Dependence of product unit cost on the number of units produced
cost of materials used and cost of device (chip) packaging. CNRE costs are spread over all units
produced and their share in the end product cost goes down with production volume increase.
Therefore the cost of one device unit for production run of Nunits (Equation 2 and Figure 2):
Cprod = Cunit +
(
CNRE
Nunits
)
(2)
The development cost (Cdevel) for ASIC based product is much higher, due to the need for
comprehensive logic and physical modeling that requires good understanding of speciﬁc foundry
process used and manufacturing ﬁles (tape out) production and high cost of samples production
(0.5 to 2 millions USD).
Cdevel for FPGA-based product is much lower, mainly due to the ability to use successive
approximations method, since the changes and the requirements and conﬁguration debugging
is reduced to well known for software development recompile/load/test cycle.
With FPGA solution cost reduction the number of product units (Nunits) making FPGA
based product proﬁtable increases and currently, for soft-CPUs and systems on the chip (SOC)
is over 10 thousand units.
4 Comparison of soft-CPUs solutions with well known
ASIC CPUs
Equation 1 may be used to evaluate the feasibility of FPGA-based soft-CPUs solutions. For
instance FPGA with 300K LE and 15Mbit block memory is equivalent to an ASIC with approx-
imately 50M gates. Using this approach we can estimate which well known CPUs and GPUs [8]
may be implemented using modern low cost FPGA devices (Table 2).
RISC architecture should be used for soft-CPU implementation, in particular, OpenRISC
is optimized for FPGA implementation and achieves CISC performance at much lower gates
counts.
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Processor Year Gate, Millions Clock frequency, Ghz Technology, nm
ARM Cortex A9 2007 26 1.4 40
Intel Pentium Mobile 2003 55 1.7 90
Intel Atom 2008 47 1.8 45
Intel Pentium 4 2000 42 1.5 180
Nvidia NV25 2002 63 1.6 150
UltraSPARC T1 2005 279 1 90
Table 2: Number of gates for some well known CPUs and GPUs
5 Conclusions
The dynamics of the development of technology and the characteristics of modern FPGA fam-
ilies of FPGA devices allow to conclude that today soft-CPUs is the most promising hardware
platform for the next generation of information technology. Also soft-CPUs are most prospec-
tive for use in the uniﬁed digital platform aimed at:
• general purpose products with digital control;
• tablet and mobile computers;
• computer terminals of various kinds;
• personal computers with improved security and reliability.
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